were also performed to characterize the ZrO2/MoS2 interface quality, which yielded an interface state density of ~3×10 12 cm -2 eV -1 .
3 possible extraneous contamination from exfoliation process, mechanical exfoliation is not a scalable or reproducible method for commercial use [21] . New synthetic routes such as CVD allow for both high-quality and large-area thin films. In fact, a variety of 2D materials including graphene [22] , boron nitride [23] and MoS2 [24] have reportedly been synthesized by CVD methods. However, the electrical properties of CVD MoS2, especially the device performances of top-gated transistors, have not been comprehensively studied.
In this work, we report the first realization of CVD monolayer MoS2 top-gate transistors with ALD ZrO2 as gate dielectric. Using a low-temperature ALD process, we achieve direct deposition of ZrO2 on pristine monolayer MoS2. The fabricated top-gate transistors exhibit wellbehaved characteristics with high on/off current ratios and low gate leakage current. The influence of ALD ZrO2 on the electrical performance of MoS2/SiO2 back-gate transistor is discussed. The dielectric properties, as well as the MoS2/ZrO2 interface quality have been investigated. Fig. 1 (a) displays a cross-section schematic of the MoS2 MOSFET with a top-gate electrode. A top-view optical microscope image of a fabricated device is shown Fig. 1(b) . Monolayer MoS2 reported in this work were grown by chemical vapor deposition on a heavily doped Si substrate capped with 300 nm SiO2. High purity MoO3 and S powder were used as precursors. The asgrown single-crystal [25] triangular shaped MoS2 (with average edge length ~40 µm) was characterized by Raman scattering. As shown by the Raman spectrum in Fig. 1(c plane. This is also observed in previous demonstrations of ALD Al2O3 [10] and HfO2 [27] on
II. EXPERIMENTAL DETAILS
MoS2 at the optimized temperature window.
We first discuss the influence of ALD ZrO2 overcoat on the electrical performance of CVD monolayer MoS2/SiO2 back-gate transistor. Fig. 2 shows the transfer and output characteristics of a ZrO2/SiO2 back-gate FET before and after the deposition of ZrO2. Previous studies have shown that high-k oxides HfO2 and Al2O3 encapsulation can greatly improve the MoS2 channel mobility through Coulomb scattering screening effect. [6] In our case, the device shows more than doubled drive current after ZrO2 deposition, implying mobility improved by ZrO2 overcoating which is similar to HfO2 and Al2O3. The field-effect mobility is extracted from the ID versus Vbg curves in the linear region by using the expression μ = L/VDSCox × (dIDS/dVbg), where L and W are the channel length and width, VDS is the source-drain voltage, and Cox is the back-gate capacitance per unit area. At room temperature, the extracted mobility before and after ZrO2 top dielectric are 6.9 cm 2 V -1 s -1 and 11.5 cm 2 V -1 s -1 , respectively. We attribute the mobility enhancement to the suppressed charged impurity scattering, which is similar to the Al2O3/MoS2
and HfO2/MoS2 top-gate transistors. [6, 18] The mobility with ZrO2 overcoating is not as high as that of the best transistor using HfO2 [7] as the gate dielectric, which is possibly attributed to the large Coulomb scattering from fixed charges near the ZrO2 surface induced by the comparatively lower ALD deposition temperature [29] . In addition, we observe that while our device was intrinsically n-doped (a negative bias voltage required to reach neutral point) for both before and after ALD growth, the threshold voltage was positively shifted after the ZrO2 deposition. The reason for this shift is not clear and is still under investigation. clear reduction of drain current when top-gate voltage is increased. We speculate this is likely due to the injection and trapping of electrons inside the gate dielectric (Fig. 3(c) ). When the top gate is biased at lower voltage, electron injection from the channel to the ZrO2 dielectric is suppressed by the large tunneling barrier. With increased VTG, this process would be greatly enhanced since the tunneling barrier is reduced. If a large proportion of electrons are trapped, the current is then reduced.
The ZrO2/MoS2 to-gate transistors in this work are gate-underlap transistors with large S/D access regions (Fig. 3(d) ). Previous studies have found that the un-gated channel regions can lead to significant access resistance and contact resistance, thus obscuring the intrinsic performances of the top-gate MoS2 transistors. [30] To minimize such influence and obtain the intrinsic device parameters, devices are also characterized under a large positive back-gate voltage. The positive back-gate voltage induces electron accumulation within S/D access region and thus reduce the access resistance and contact resistance. From Fig. 3(a) , when a back-gate voltage of 100 V was applied, drive current was enhanced by 20 times, leading to a greater on/off current ratio of over 10 7 . The current enhancement is also shown in output characteristics in Fig. 3(b) , where the onstate resistance was significantly improved under a positive back-gate bias. Consequently, the maximum drive current reached ~1.4 μA/μm at VDS = 5 V and VG = 3.5 V. The extracted mobility with the back-gate biased at 100 V is 12.1 cm 2 ·V -1 ·s -1 , which is close to the value determined from back-gate transistor. Table 1 summarizes the device parameters from CVD monolayer MoS2 MOSFETs using different high-k oxides as top-gate dielectrics. Off state leakage 10 -7 μA/μm [19] 10 -7 μA/μm [32] Drive current 1.0 μA/μm [19] 55 μA/μm [19] 1.4 μA/μm Gm -38 μS/μm [19] 2.23 μS/μm SS 140 mV/dec [31] 110 mV/dec [32] 276 mV/dec To study the electrical properties of the ZrO2/MoS2 gate stack, gate leakage current was measured at both bias polarities in our top-gate transistor. A bias was applied to the gate terminal, with both the drain and source grounded. As shown in Fig. 4(a) , the gate leakage current density JL falls in the range 10 -4 -10 -2 A/cm 2 under gate biases below 10 V, which is considerably lower than that of direct ALD deposited HfO2(28 nm)/MoS2 gate stack [35] . The inset of Fig. 4(a) plots the JL as a function of the electric field EF. The breakdown field (EBD) for 27 nm ALD ZrO2 on MoS2 is calculated to be 4.9 MV/cm, comparable to the value of ZrO2/Al2O3 bilayer reported in the literature [36] . capacitance Cox was determined to be 790 nF/cm 2 from the maximum capacitance at 100 Hz, which corresponded to an EOT of 4.4 nm. A larger frequency dispersion was observed at the accumulation region, which also indicates a high interface trap state density close to the conduction band. We further quantitatively extracted the interface state density using the highlow frequency method which gives the formula [37] :
where VG, Dit, q, Clf, and Chf represent gate voltage, interface state density, the elementary charge, low-frequency capacitance, and high-frequency capacitance, respectively. The inset to Further, in view of device-to-device variation, a statistical study of the key device parameters is performed to gain a comprehensive understanding of the electrical performances. The data are presented in Fig. 6 . A total of 20 devices are studied with different channel lengths and widths.
The average values and standard deviations are analyzed. These figures show a broad distribution of different electrical parameters which can be connected to the nonuniformity of synthesized MoS2 film and fabrication process. The large fluctuations of gate leakage also 11 suggest nonuniform thickness of ZrO2 which has been discussed in the previous part. 
